NUVATION | GFP-T IP Core

Home

Electronic Design Services

Partners

Contact

Corporate

GFP-T IP Core


	REFERENCE DESIGNS

	IP Camera & Video
·	IP Camera Mini
·	IP Camera PoE
·	Intelligent Video Server
·	Multichannel Video Front End

	Xilinx/TI DSP Video
·	Picture-in-Picture
·	Virtual Socket Adapter

	Laser Diode Driver
·	Sequoia Analog
·	Sequoia-II Digital


	FPGA IP CORES

	Data over SONET
·	GEOS-10
·	GEOS-10i
·	GEOS-2
·	GEOS-2+2
·	GFP-F
·	GFP-T

	Storage Host Controllers
·	ATA-4 for Altera
·	ATA-5 for Altera
·	ATA-4 for Altera SOPC
·	ATA-5 for Altera SOPC
·	ATA-4 for Xilinx
·	ATA-5 for Xilinx
·	ATA-4 OPB for Xilinx
·	ATA-5 OPB for Xilinx
·	SATA for Xilinx


	THIRD PARTY IP

·	TI Digital Media Software


How to Engage

	IP Licensing & Purchasing
	Get a Quote
	Ask a Question

Customer Remarks

	“Nuvation has been a select member of our Certified Design Center program for several years, as well as a design services vendor to Altera. We have been consistently impressed with the caliber of their organization, the time-to-market acceleration that they enable, and their strong track record across our broad customer base.” -- Altera


	"Nuvation has been a long standing Xilinx XPERT partner and consistently delivers leading edge designs and rapid design cycles for our OEM customers.” -- Xilinx


	"Nuvation recently helped us to complete a complex design. The combination of Nuvations design experience with FPGA's and our engineering and design expertise with Analog-to-Digital Converters created a very useful test and characterization solution for one of our new series of data converters. It is fun working with Nuvation. They met all expectations." -- Texas Instruments

FPGA · ASIC Partners

	Altera CDC
	Altera High-Speed I/O
	Altera DSP
	Altera AMPP
	Altera HardCopy Design Center
	Lattice LEADER
	QuickLogic QuickDR
	Synplicity Certified Design Center
	Xilinx XPERT
	Xilinx Virtex-II Pro Early Adopter

Technical Publications

	Accelerate Time to Market
	Ethernet over SONET
	FPGA Video Processing

Transparent Mapped GFP IP Core
Preliminary Product Brief

Features | Block Diagram | Device Utilization | Contact |

Description

The GFP-T Core receives decoded 1 or 2 Gbit 8B/10B Fibre Channel client characters and maps them into fixed-length transparent GFP superblock frames according to the Transparent GFP specifications set out in ITU-T G7041.Y.1303(12/2003). The core is optimized for Altera devices.

Features

Compliant with ITU-T Rec. G.7041/Y.1303 (12/2003) Specification for Transparent GFP
Supports Client Data at 1 or 2 Gbps rates
Supports Transparent Fibre Channel with Null Extension Header & no Payload FCS
Maps Fibre Channel onto a GFP-T Frame of 13 Superblocks: (13 x (65Bx8 + 16) + 8x8)) = 13x536 + 64 bits/frame = 7032 bits/frame per the recommendation of Appendix IV in G.7041
7032 bits/frame size allows for insertion of 1 Client Management Frame (CMF) between data frames for maximum SDH path capacity in VC-4-6v (for 1gbps FC) and VC-4-12v (for 2gbps FC)
Datapath interfaces adhere to Altera’s Atlantic Specification
Register Interface for CMF insertion/extraction, core configuration and monitoring
CMF Payload Information Field set at 8 bytes
cHEC error detection and single-bit error correction.
eHEC,tHEC, & CRC SuperBlock error detection
Automatic 65B_PAD/10B_ERR code insertion

Block Diagram

Device Utilization

Target Device Speed Grade Utilization 64-bit Data Performance

LEs Memory Bits

Altera Stratix EP1S -5 5500 22000 60

ALMs Memory Bits

Altera Stratix-II EP2S

-3 2500 22000 95

Contact
For more information please fill out the IP inquiry form or contact us by email at ip@nuvation.com.

Please download the product brief.